

Clean Version of Amended Specification Paragraphs

Title: ON-CHIP SUBSTRATE REGULATOR TEST MODE

Applicant: Gary R. Gilliam

Serial No.: 09/935,232

The paragraph beginning on page 2, line 24:

In one embodiment of Figure 1, a memory device 100 such as a DRAM memory device is shown having an array of memory cells 110. The invention is, however not limited to embodiments that include a memory device. Referring to Figure 1, Vcc is a supply voltage level. An n-channel MOSFET M1, has its gate coupled to its drain. The drain of M1 and the gate of M1 are coupled to the supply voltage level Vcc. An n-channel MOSFET M2, has its gate coupled to its drain. The gate and drain of M2 are coupled to the source of M1. An n-channel MOSFET M3, has its gate coupled to its drain. The gate of M3 and the drain of M3 are coupled to the source of M2. An n-channel MOSFET M41 has its drain coupled to the drain of M3. The source of M4 is coupled to the source of M3. The gate of M4 is coupled to be controlled by a control voltage level EN1. An n-channel MOSFET M5, has its gate coupled to the gate of M3. The drain of M5 is coupled to the source of M3. The source of M5 is coupled to a substrate node Vbb. An n-channel MOSFET M6, has its drain coupled to the drain of M5. The source of M6 is coupled to the source of M5 and to the substrate node Vbb. The gate of M6 is coupled to be controlled by a control voltage level EN2. The substrate node Vbb, is coupled to the substrate of a integrated circuit chip on which the substrate voltage regulator circuit is contained.

B2